Memory-efficient FFT architecture using R-LFSR based CORDIC common operator - Université de Rennes Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

Memory-efficient FFT architecture using R-LFSR based CORDIC common operator

Résumé

In the Software Defined Radio (SDR) area, parameterization is becoming a very important topic in the design of multi-standard terminals. In this context, the Common Operator (CO) technique [1] defines an open and optimized terminal based on a limited set of generic components called Common Operators. The method was already described in [1] and a new relevant possible CO was presented: R-LFSR based CORDIC which is a result of synergy study between CORDIC [2] and Reconfigurable LFSR [3]. We present in this work an original FFT architecture based on the CORDIC in which R-LFSR is exploited. In this case, FFT functions which were performed by CORDIC can be performed by R-LFSR and vice-versa. The novel FFT architecture was successfully implemented on a FPGA Virtex-4 to compare with a FFT using conventional CORDIC. The complexity evaluation is presented. In the Software Defined Radio (SDR) area, parameterization is becoming a very important topic in the design of multi-standard terminals. In this context, the Common Operator (CO) technique defines an open and optimized terminal based on a limited set of generic components called Common Operators. The Method was already described in and two relevant possible CO were presented: CORDIC and Reconfigurable LFSR . Actually, CORDIC could be parameterized for matrix inversion, filters, FFT and LFSR for Gold Sequences Generators, Convolutional Coding (NSC (Non Systematic Coder), RSC(Recursive Systematic Coder) k/n), Cyclic coding, etc. In the proposed study, the synergy between CORDIC and LFSR is introduced. We present an original CORDIC architecture based on a new Reconfigurable-LFSR (RLFSR). In this case, the functions which were performed by CORDIC can be performed by R-LFSR and vice-versa. The new CORDIC architecture was successfully implemented on a FPGA Virtex-4 to compare with a classical CORDIC. The complexity evaluation is presented.
Fichier non déposé

Dates et versions

hal-00492705 , version 1 (16-06-2010)

Identifiants

  • HAL Id : hal-00492705 , version 1

Citer

Hongzhi Wang, Yves Louët, Jacques Palicot, Laurent Alaus, Dominique Noguet. Memory-efficient FFT architecture using R-LFSR based CORDIC common operator. Cognitive Information Processing, Jun 2010, Elba Island, Italy. pp.NC. ⟨hal-00492705⟩
135 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More