MIMO Hardware Simulator: Time Domain Versus Frequency Domain Architectures

Bachir Habib (1) , Gheorghe Zaharia (1) , Ghaïs El Zein (1)

1 IETR - Institut d'Électronique et des Technologies du numéRique

A hardware simulator facilitates the test and validation cycles by replicating channel artifacts in a controllable and repeatable laboratory environment. This paper presents an overview of the digital block architectures of Multiple-Input Multiple-Output (MIMO) hardware simulators. First, the simple frequency architecture is presented and analyzed. Then, an improved frequency architecture, which works for streaming mode input signals, is considered. After, the time domain architecture is described and analyzed. The architectures of the digital block are presented and designed on a Xilinx Virtex-IV Field Programmable Gate Array (FPGA). Their accuracy, occupation on the FPGA and latencies are analyzed using Wireless Local Area Networks (WLAN) 802.11ac and Long Term Evolution System (LTE) signals. The frequency and the time approaches are compared and discussed, for indoor (using TGn channel models) and outdoor (using 3GPP-LTE channel models) environments. It is shown that the time domain architecture present the best solution for the design of the architecture of the hardware simulator digital block. Finally, a 2×2 MIMO time domain architecture is described and simulated with input signal that respects the bandwidth of the considered standards.

Mots clés: Hardware Simulator; MIMO Radio Channel; FPGA; 802.11ac; LTE

Domaines: Electronique

Bachir Habib, Gheorghe Zaharia, Ghaïs El Zein. MIMO Hardware Simulator: Time Domain Versus Frequency Domain Architectures. Science Journal of Circuits, Systems and Signal Processing, 2013, 2 (2), pp.37-55. ⟨10.11648/j.cssp.20130202.13⟩. ⟨hal-00871011⟩