E. A. Lee, Cyber physical systems: Design challenges, Proc. 11th IEEE Int. Symp. Object Compon.-Oriented Real-Time Distrib. Comput. (ISORC), pp.363-369, 2008.

B. Kienhuis, E. F. Deprettere, P. Van-der-wolf, and K. Vissers, A methodology to design programmable embedded systems, Proc. Int. Workshop Embedded Comput. Syst, pp.18-37, 2001.

H. Yviquel, A. Lorence, K. Jerbi, G. Cocherel, A. Sanchez et al., Orcc: Multimedia development made easy, Proc. 21st ACM Int. Conf. Multimedia, pp.863-866, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00909401

M. Pelcat, K. Desnos, J. Heulot, C. Guy, J. Nezan et al., Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming, Proc. 6th Eur. Embedded Design Educ. Res. Conf. (EDERC), pp.36-40, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01059313

B. Pagano, C. Pasteur, G. Siegel, and R. Kní?ek, A model based safety critical flow for the aurix multi-core platform, Proc. Embedded Real-Time Softw. Syst. (ERTS), pp.1-10, 2018.
URL : https://hal.archives-ouvertes.fr/hal-02156195

D. Terpstra, H. Jagode, H. You, and J. Dongarra, Collecting performance data with PAPI-C,'' in Tools for High Performance Computing, pp.157-173, 2010.

R. Ren, E. Juarez, C. Sanz, M. Raulet, and F. Pescador, Energy estimation models for video decoders: Reconfigurable video coding-CAL casestudy, IET Comput. Digit. Techn, vol.9, issue.1, pp.3-15, 2014.

R. Ren, J. Wei, E. Juarez, M. Garrido, C. Sanz et al., A PMCdriven methodology for energy estimation in RVC-CAL video codec specifications, Image Commun, vol.28, issue.10, pp.1303-1314, 2013.

J. Heulot, M. Pelcat, K. Desnos, J. Nezan, and S. Aridhi, Spider: A synchronous parameterized and interfaced dataflow-based RTOS for multicore DSPS, Proc. 6th Eur. Embedded Design Educ. Res. Conf. (EDERC), pp.167-171, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01067052

M. Masin, F. Palumbo, H. Myrhaug, J. A. De-oliveira-filho, M. Pastena et al., Cross-layer design of reconfigurable cyber-physical systems, Proc. Design, Automat. Test Eur. Conf. Exhib. (DATE), pp.740-745, 2017.

D. Madroñal, A. Morvan, R. Lazcano, R. Salvador, K. Desnos et al., Automatic instrumentation of dataflow applications using PAPI, Proc. 15th ACM Int. Conf. Comput. Frontiers, pp.232-235, 2018.

L. Adhianto, S. Banerjee, M. Fagan, M. Krentel, G. Marin et al., HPCTOOLKIT: Tools for performance analysis of optimized parallel programs, Concurrency Comput., Pract. Exper.-Scalable Tools High-End Comput, vol.22, issue.6, pp.685-701, 2010.

A. Knüpfer, H. Brunst, J. Doleschal, M. Jurenz, M. Lieber et al., The vampir performance analysis toolset, Proc. 11th Int. Workshop Parallel Tools High Perform, pp.139-155, 2008.

M. Schlütter, B. Mohr, L. Morin, P. Philippen, and M. Geimer, Profiling hybrid HMPP applications with score-P on heterogeneous hardware, Proc. Int. Conf. Parallel Comput, pp.773-782, 2014.

A. Haidar, H. Jagode, A. Yarkhan, P. Vaccaro, S. Tomov et al., Power-aware computing: Measurement, control, and performance analysis for Intel Xeon Phi, Proc. IEEE High Perform. Extreme Comput. Conf. (HPEC), pp.1-7, 2017.

E. A. Lee and D. G. Messerschmitt, Synchronous data flow, Proc. IEEE, vol.75, pp.1235-1245, 1987.

L. Suriano, A. Rodriguez, K. Desnos, M. Pelcat, E. De-la et al., Analysis of a heterogeneous multi-core, multi-hw-accelerator-based system designed using PREESM and SDSoC, Proc. 12th Int. Symp. Reconfigurable Commun.-Centric Syst.-Chip (ReCoSoC), pp.1-7, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01622393

K. Desnos, M. Pelcat, J. Nezan, S. S. Bhattacharyya, and S. Aridhi, PiMM: Parameterized and interfaced dataflow meta-model for MPSoCs runtime reconfiguration, Proc. Int. Conf. Embedded Comput. Syst., Archit., Modeling, Simulation (SAMOS), pp.41-48, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00877492

R. V. Lim, D. Carrillo-cisneros, W. Alkowaileet, and I. Scherson, Computationally efficient multiplexing of events on hardware counters, Proc. Linux Symp, pp.101-110, 2014.

J. Dongarra, K. London, S. Moore, P. Mucci, and D. Terpstra, Using PAPI for hardware performance monitoring on linux systems, Proc. Conf. Linux Clusters, HPC Revolution, vol.5, pp.1-11, 2001.

W. Korn, P. J. Teller, and G. Castillo, Just how accurate are performance counters?'' in Proc, IEEE Int. Perform., Comput., Commun. Conf, pp.303-310, 2001.

G. Georgakarakos, S. Kanur, J. Lilius, and K. Desnos, Task-based execution of synchronous dataflow graphs for scalable multicore computing, Proc. IEEE Int. Workshop Signal Process. Syst. (SiPS), pp.1-6, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01713369

J. Heulot, J. Menant, M. Pelcat, J. Nezan, L. Morin et al., Demonstrating a dataflow-based RTOS for heterogeneous MPSoC by means of a stereo matching application, Proc. DASIP, pp.1-2, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01101788

, Analysis and optimization of dynamic dataflow programs, 2015.

S. Casale-brunet, M. Mattavelli, and J. W. Janneck, TURNUS: A design exploration framework for dataflow system design, Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), p.654, 2013.

P. J. Mucci, PapiEx-execute arbitrary application and measure hardware performance counters with PAPI, 2007.

F. G. Tinetti and M. Méndez, An automated approach to hardware performance monitoring counters, Proc. Int. Conf. Comput. Sci. Comput. Intell. (CSCI), pp.71-76, 2014.