Cyber physical systems: Design challenges, Proc. 11th IEEE Int. Symp. Object Compon.-Oriented Real-Time Distrib. Comput. (ISORC), pp.363-369, 2008. ,
A methodology to design programmable embedded systems, Proc. Int. Workshop Embedded Comput. Syst, pp.18-37, 2001. ,
Orcc: Multimedia development made easy, Proc. 21st ACM Int. Conf. Multimedia, pp.863-866, 2013. ,
URL : https://hal.archives-ouvertes.fr/hal-00909401
Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming, Proc. 6th Eur. Embedded Design Educ. Res. Conf. (EDERC), pp.36-40, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01059313
A model based safety critical flow for the aurix multi-core platform, Proc. Embedded Real-Time Softw. Syst. (ERTS), pp.1-10, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-02156195
Collecting performance data with PAPI-C,'' in Tools for High Performance Computing, pp.157-173, 2010. ,
Energy estimation models for video decoders: Reconfigurable video coding-CAL casestudy, IET Comput. Digit. Techn, vol.9, issue.1, pp.3-15, 2014. ,
A PMCdriven methodology for energy estimation in RVC-CAL video codec specifications, Image Commun, vol.28, issue.10, pp.1303-1314, 2013. ,
Spider: A synchronous parameterized and interfaced dataflow-based RTOS for multicore DSPS, Proc. 6th Eur. Embedded Design Educ. Res. Conf. (EDERC), pp.167-171, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01067052
Cross-layer design of reconfigurable cyber-physical systems, Proc. Design, Automat. Test Eur. Conf. Exhib. (DATE), pp.740-745, 2017. ,
Automatic instrumentation of dataflow applications using PAPI, Proc. 15th ACM Int. Conf. Comput. Frontiers, pp.232-235, 2018. ,
HPCTOOLKIT: Tools for performance analysis of optimized parallel programs, Concurrency Comput., Pract. Exper.-Scalable Tools High-End Comput, vol.22, issue.6, pp.685-701, 2010. ,
The vampir performance analysis toolset, Proc. 11th Int. Workshop Parallel Tools High Perform, pp.139-155, 2008. ,
Profiling hybrid HMPP applications with score-P on heterogeneous hardware, Proc. Int. Conf. Parallel Comput, pp.773-782, 2014. ,
Power-aware computing: Measurement, control, and performance analysis for Intel Xeon Phi, Proc. IEEE High Perform. Extreme Comput. Conf. (HPEC), pp.1-7, 2017. ,
Synchronous data flow, Proc. IEEE, vol.75, pp.1235-1245, 1987. ,
Analysis of a heterogeneous multi-core, multi-hw-accelerator-based system designed using PREESM and SDSoC, Proc. 12th Int. Symp. Reconfigurable Commun.-Centric Syst.-Chip (ReCoSoC), pp.1-7, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01622393
PiMM: Parameterized and interfaced dataflow meta-model for MPSoCs runtime reconfiguration, Proc. Int. Conf. Embedded Comput. Syst., Archit., Modeling, Simulation (SAMOS), pp.41-48, 2013. ,
URL : https://hal.archives-ouvertes.fr/hal-00877492
Computationally efficient multiplexing of events on hardware counters, Proc. Linux Symp, pp.101-110, 2014. ,
Using PAPI for hardware performance monitoring on linux systems, Proc. Conf. Linux Clusters, HPC Revolution, vol.5, pp.1-11, 2001. ,
Just how accurate are performance counters?'' in Proc, IEEE Int. Perform., Comput., Commun. Conf, pp.303-310, 2001. ,
Task-based execution of synchronous dataflow graphs for scalable multicore computing, Proc. IEEE Int. Workshop Signal Process. Syst. (SiPS), pp.1-6, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01713369
Demonstrating a dataflow-based RTOS for heterogeneous MPSoC by means of a stereo matching application, Proc. DASIP, pp.1-2, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01101788
, Analysis and optimization of dynamic dataflow programs, 2015.
TURNUS: A design exploration framework for dataflow system design, Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), p.654, 2013. ,
PapiEx-execute arbitrary application and measure hardware performance counters with PAPI, 2007. ,
An automated approach to hardware performance monitoring counters, Proc. Int. Conf. Comput. Sci. Comput. Intell. (CSCI), pp.71-76, 2014. ,