M. Abadi, TensorFlow: A system for large-scale machine learning, pp.265-283, 2016.

F. Arrestier, K. Desnos, M. Pelcat, J. Heulot, E. Juarez et al., Delays and states in dataflow models of computation, Proceedings of the 18th International Conference on Embedded Computer Systems Architectures, Modeling, and Simulation -SAMOS '18, pp.47-54, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01850252

C. Augonnet, S. Thibault, R. Namyst, and P. Wacrenier, StarPU: a unified platform for task scheduling on heterogeneous multicore architectures, p.16, 2009.
URL : https://hal.archives-ouvertes.fr/inria-00384363

B. Bhattacharya and S. S. Bhattacharyya, Parameterized dataflow modeling for DSP systems, IEEE Transactions on Signal Processing, vol.49, pp.2408-2421, 2001.

S. Shuvra, E. A. Bhattacharyya, P. K. Lee, and . Murphy, Software Synthesis from Dataflow Graphs, 1996.

G. Bilsen, M. Engels, R. Lauwereins, and J. Peperstraete, Cycle-static dataflow, IEEE Transactions on Signal Processing, vol.44, pp.397-408, 1996.

M. Damavandpeyma, S. Stuijk, T. Basten, M. Geilen, and H. Corporaal, Schedule-Extended Synchronous Dataflow Graphs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.32, pp.1495-1508, 2013.

H. Deroui, K. Desnos, J. Nezan, and A. Munier-kordon, Relaxed Subgraph Execution Model for the Throughput Evaluation of IBSDF Graphs, International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2017.
URL : https://hal.archives-ouvertes.fr/hal-01569593

K. Desnos, M. Pelcat, J. Nezan, S. S. Bhattacharyya, and S. Aridhi, Pimm: Parameterized and interfaced dataflow meta-model for mpsocs runtime reconfiguration, Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIII), 2013 International Conference on. IEEE, pp.41-48, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00877492

P. Fradet, A. Girault, and P. Poplavko, SPDF: A schedulable parametric data-flow MoC, Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, pp.769-774, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00744376

T. Gautier, V. F. Joao, N. Lima, B. Maillard, and . Raffin, Xkaapi: A runtime system for data-flow task programming on heterogeneous architectures, IEEE 27th International Symposium on. IEEE, pp.1299-1308, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00799904

K. Group, The OpenVX API for hardware acceleration, 2013.

J. Heulot, M. Pelcat, K. Desnos, J. Nezan, and S. Aridhi, Spider: A synchronous parameterized and interfaced dataflow-based rtos for multicore dsps, Education and Research Conference (EDERC), pp.167-171, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01067052

J. Keinert, C. Haubelt, and J. Teich, Modeling and Analysis of Windowed Synchronous Algorithms, 2006 IEEE International Conference on Acoustics Speed and Signal Processing Proceedings, vol.3, 2006.

,

Y. Kwok, High-performance algorithms of compile-time scheduling of parallel processors, 1997.

E. A. Lee and D. G. Messerschmitt, Synchronous data flow. Proc. IEEE, vol.75, pp.1235-1245, 1987.

E. A. Lee and T. M. Parks, Dataflow process networks, Proc. IEEE, vol.83, pp.773-801, 1995.

M. Pelcat, K. Desnos, J. Heulot, C. Guy, J. Nezan et al., Preesm: A dataflow-based rapid prototyping framework for simplifying multicore dsp programming, Education and Research Conference (EDERC), pp.36-40, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01059313

J. Piat, S. Shuvra, M. Bhattacharyya, and . Raulet, Interfacebased hierarchy for synchronous data-flow graphs, Signal Processing Systems, pp.145-150, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00440478

J. Pino, S. S. Bhattacharyya, and E. A. Lee, A hierarchical multiprocessor scheduling framework for synchronous dataflow graphs, 1995.

S. Ritz, M. Pankert, V. Zivojinovic, and H. Meyr, Optimum vectorization of scalable synchronous dataflow graphs, Proceedings., International Conference on, pp.285-296, 1993.

J. Wu, T. Blattner, W. Keyrouz, and S. S. Bhattacharyya, A design tool for high performance image processing on multicore platforms, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.1304-1309, 2018.

G. F. Zaki, W. Plishker, S. Shuvra, F. Bhattacharyya, and . Fruth, Partial Expansion Graphs: Exposing Parallelism and Dynamic Scheduling Opportunities for DSP Applications, 2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors, pp.86-93, 2012.

G. F. Zaki, W. Plishker, S. Shuvra, F. Bhattacharyya, and . Fruth, Implementation, Scheduling, and Adaptation of Partial Expansion Graphs on Multicore Platforms, Journal of Signal Processing Systems, vol.87, issue.1, pp.107-125, 2017.