Extending architecture modeling for signal processing towards GPUs

S. Payvar 1 J. Boutellier 1 C. Rubattu 2, 3 Maxime Pelcat 3 A. Morvan 3
1 TUT - Tampere University of Technology [Tampere]
2 UNISS - Università degli Studi di Sassari [Sassari]
3 IETR - Institut d'Electronique et de Télécommunications de Rennes
Keywords : Signal processing systems Modeling Architecture Design space exploration
Document type :
Conference papers
Complete list of metadatas
https://hal-univ-rennes1.archives-ouvertes.fr/hal-02442752
Contributor : Laurent Jonchère <>
Submitted on : Thursday, January 16, 2020 - 4:48:58 PM
Last modification on : Wednesday, January 22, 2020 - 9:59:50 AM

Identifiers

Collections

UNIV-RENNES1 | IETR | UR1-UFR-ISTIC | CENTRALESUPELEC | IETR-VAADER | UNIV-NANTES | UNIV-RENNES | INSA-GROUPE | CNRS

Citation

S. Payvar, J. Boutellier, C. Rubattu, Maxime Pelcat, A. Morvan. Extending architecture modeling for signal processing towards GPUs. 27th European Signal Processing Conference, EUSIPCO 2019, Sep 2019, Coruña, Spain. ⟨10.23919/EUSIPCO.2019.8903094⟩. ⟨hal-02442752⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

19